

WHAT IS CLAIMED IS:

1. A packet switch comprising:
an input buffer memory unit having a logic queue
corresponding to an output line;

5 a control module for a first pointer indicating a
scheduling start input line;

a control module for a second pointer indicating a
scheduling start output line of scheduling target outlines;

10 a request management control module for retaining
transmission request data about a desired output line;

a scheduling processing module for starting a retrieval
from within plural pieces of transmission request data from the
output line indicated by the second pointer, and selecting an
output line that is not ensured by other input lines;

15 a packet buffer memory unit for temporarily storing a
plurality of fixed-length packets and sequentially outputting
the fixed-length packets;

a common switch unit for switching the fixed-length packets
outputted from said packet buffer memory unit; and

20 an address management unit for segmenting an address of
said packet buffer memory unit into fixed-length blocks for a
plurality of packets, and managing the address on a block basis.

25

2. A packet switch comprising:
an input buffer memory unit having a logic queue
corresponding to an output line;

a control module for a first pointer indicating a

By John

scheduling start input line;

 a control module for a second pointer indicating a scheduling start output line of scheduling target outlines;

 a request management control module for retaining

5 transmission request data about a desired output line;

 a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer selecting an output line that is not ensured by other input lines;

10 a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

 a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

15 an address management unit for temporarily writing the packets to a multicast-oriented memory for multicasting to a plurality of output lines, reading the packets corresponding to the number of multicasts, with a scheme to distribute the packets to a desired FIFO memory, retaining the number of

20 multicasts and addresses thereof according to the addresses after being distributed in order to logically actualize the distribution of not the packets but by use of only the addresses, and thus making an address management of said packet buffer memory unit.

25

 3. A packet switch according to claim 1, wherein said address management unit manages the addresses by flags indicating

which sequence number in the block and which address related to this indicated sequence number the multicast is completed with.

claim 1

5 *a* 4. A packet switch ~~according to claim 1 or 2~~, wherein said packet buffer memory unit has a large-capacity memory that is high-speed accessible only when in a burst access and is disposed at a front stage, and a high-speed random accessible memory disposed at a rear stage,

10 only said rear-stage memory is normally used, when said rear-stage memory is full of packet data, the packet data are temporarily stored in said front-stage memory, and

15 the packet data are transferred back to said rear-stage memory when a free area comes out.

claim 1

20 *a* 5. A packet switch ~~according to claim 1 or 2~~, wherein said packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a large-capacity low-speed access memory disposed in parallel at a rear stage,

a writing operation to said rear-stage memory is effected in parallel from said front-stage memory, and

25 a reading operation from said rear-stage memory is effected by selecting only a queue memory with no conflict.

claim 3

a 6. A packet switch ~~according to claim 1 or 2~~, wherein said

packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a queue memory using a large-capacity memory that is high-speed accessible only when in a burst access and 5 disposed at a rear stage,

a writing operation to said rear-stage memory is effected batchwise just when a plurality of packets are accumulated in said front-stage memory, and

the plurality of packets are read batchwise from said 10 rear-stage memory.

Claim 1
a 7. A packet switch ~~according to claim 1 or 2~~, wherein said packet buffer memory executes time-division-multiplexing of the fixed-length packets of the plurality of input lines onto one signal input line in an established manner, and includes memories disposed in parallel corresponding to every input line before being multiplexed, and

the writing and reading to and from said respective 20 memories are executed in parallel.

Claim 1
a 8. A packet switch ~~according to claim 1 or 2~~, wherein said common switch unit is based on a bit-slice architecture and has slice switches of which at least one slice switch is used as a redundant switch, and

switching to said redundant slice switch can be thereby 25 done every time said slice switch receives maintenance and comes to a fault.

Claim 1

Ca 9. A packet switch ~~according to claim 1 or 2~~, wherein said packet buffer memory unit is set dual on the input side and the output side of said common switch unit,

5 packet data are distributed to said packet buffer memory unit disposed on the output side along a route preset in said common switch unit, and

the switching can be thereby done when in maintenance and in fault.

Claim 1

a 10. A packet switch ~~according to claim 1 or 2~~, wherein schedulers each including said control modules of the first and second pointers, said request management control module and said scheduling processing module, are disposed in dispersion,

15 a switch unit for selecting scheduling data between adjacent input buffer units among said input buffer units including said input buffer memory units, is further provided, and

20 the switching can be thereby done when in maintenance and in fault.

11. A packet switch comprising:

an input buffer memory unit having a logic queue corresponding to an output line;

25 a control module for a first pointer indicating a scheduling start input line;

 a control module for a second pointer indicating a

scheduling start output line of scheduling target outlines;

a request management control module for retaining transmission request data about a desired output line;

5 a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines;

10 a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

15 an address management unit for performing an address management of said packet buffer memory unit,

wherein said packet buffer memory unit has a large-capacity memory that is high-speed accessible only when in a burst access and is disposed at a front stage, and a high-speed random accessible memory disposed at a rear stage,

20 only said rear-stage memory is normally used,

when said rear-stage memory is full of packet data, the packet data are temporarily stored in said front-stage memory, and

25 the packet data are transferred back to said rear-stage memory when a free area comes out.

12. A packet switch comprising:

an input buffer memory unit having a logic queue

corresponding to an output line;

10 a control module for a first pointer indicating a scheduling start input line;

15 a control module for a second pointer indicating a scheduling start output line of scheduling target outlines;

20 a request management control module for retaining transmission request data about a desired output line;

25 a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines;

30 a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

35 a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

40 an address management unit for performing an address management of said packet buffer memory unit,

45 wherein said packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a large-capacity low-speed access memory disposed in parallel at a rear stage,

50 a writing operation to said rear-stage memory is effected in parallel from said front-stage memory, and

55 a reading operation from said rear-stage memory is effected by selecting only a queue memory with no conflict.

13. A packet switch comprising:

an input buffer memory unit having a logic queue corresponding to an output line;

5 a control module for a first pointer indicating a scheduling start input line;

... a control module for a second pointer indicating a scheduling start output line of scheduling target outlines;

10 a request management control module for retaining transmission request data about a desired output line;

15 a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines;

20 a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

25 a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

an address management unit for performing an address management of said packet buffer memory unit,

wherein said packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a queue memory using a large-capacity memory that is high-speed accessible only when in a burst access and disposed at a rear stage,

30 a writing operation to said rear-stage memory is effected batchwise just when a plurality of packets are accumulated in

10 said front-stage memory, and

15 the plurality of packets are read batchwise from said
rear-stage memory.

20 5 14. A packet switch comprising:

25 an input buffer memory unit having a logic queue
corresponding to an output line;

30 a control module for a first pointer indicating a
scheduling start input line;

35 10 a control module for a second pointer indicating a
scheduling start output line of scheduling target outlines;

40 a request management control module for retaining
transmission request data about a desired output line;

45 15 a scheduling processing module for starting a retrieval
from within plural pieces of transmission request data from the
output line indicated by the second pointer, and selecting an
output line that is not ensured by other input lines;

50 20 a packet buffer memory unit for temporarily storing a
plurality of fixed-length packets and sequentially outputting
the fixed-length packets;

55 25 a common switch unit for switching the fixed-length packets
outputted from said packet buffer memory unit; and

60 an address management unit for performing an address
management of said packet buffer memory unit,

65 25 wherein said packet buffer memory executes
time-division-multiplexing of the fixed-length packets of the
plurality of input lines onto one signal input line in an

established manner, and includes memories disposed in parallel corresponding to every input line before being multiplexed, and the writing and reading to and from said respective memories are executed in parallel.

5

Claim 11
a 15. A packet switch ~~according to claim 11, 12, 13 or 14,~~ wherein said common switch unit is based on a bit-slice architecture and has slice switches of which at least one slice switch is used as a redundant switch, and switching to said redundant slice switch can be thereby done every time said slice switch receives maintenance and comes to a fault.

10

Claim 11
a 16. A packet switch ~~according to claim 11, 12, 13, 14 or~~ 15, wherein said packet buffer memory unit is set dual on the input side and the output side of said common switch unit, packet data are distributed to said packet buffer memory unit disposed on the output side along a route preset in said common switch unit, and

20

the switching can be thereby done when in maintenance and in fault.

15

Claim 11
a 17. A packet switch ~~according to claim 11, 12, 13, 14,~~ 15 or 16, wherein schedulers each including said control modules of the first and second pointers, said request management control module and said scheduling processing module, are disposed in dispersion,

25

a switch unit for selecting scheduling data between adjacent input buffer units among said input buffer units including said input buffer memory units, is further provided and

5 the switching can be thereby done when in maintenance and in fault.

18. A packet switch comprising:

a scheduling processing module for executing a scheduling process at a certain fixed speed;

10 ' a first timer processing module for measuring a packet slot time obtained from a scheduling speed for an input line speed; and

15 a second timer processing module for measuring a packet slot time obtained from a scheduling speed for an output line speed,

wherein when the scheduling process for a certain input line is executed, said first timer processing module starts the measurement,

20 the scheduling process for that input line is stopped during a period for which said first timer processing module thereafter measures a predetermined time, and

the scheduling corresponding to the input line speed is thus actualized.

25

19. A packet switch according to claim 18, wherein when an establishment for a certain output line is made, said second

timer processing module starts the measurement,
the establishment for the same output line is stopped
during a period for which said second timer processing module
thereafter measures a predetermined time, and

5 a traffic flow to the same output line is restrained to
an output line speed or lower.

20. A packet switch according to claim 18, wherein the
start of the measurement of each of said first and second timer
processing modules is triggered neither by scheduling nor by
the establishment but by a fixed time interval.

10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995
1000
1005
1010
1015
1020
1025
1030
1035
1040
1045
1050
1055
1060
1065
1070
1075
1080
1085
1090
1095
1100
1105
1110
1115
1120
1125
1130
1135
1140
1145
1150
1155
1160
1165
1170
1175
1180
1185
1190
1195
1200
1205
1210
1215
1220
1225
1230
1235
1240
1245
1250
1255
1260
1265
1270
1275
1280
1285
1290
1295
1300
1305
1310
1315
1320
1325
1330
1335
1340
1345
1350
1355
1360
1365
1370
1375
1380
1385
1390
1395
1400
1405
1410
1415
1420
1425
1430
1435
1440
1445
1450
1455
1460
1465
1470
1475
1480
1485
1490
1495
1500
1505
1510
1515
1520
1525
1530
1535
1540
1545
1550
1555
1560
1565
1570
1575
1580
1585
1590
1595
1600
1605
1610
1615
1620
1625
1630
1635
1640
1645
1650
1655
1660
1665
1670
1675
1680
1685
1690
1695
1700
1705
1710
1715
1720
1725
1730
1735
1740
1745
1750
1755
1760
1765
1770
1775
1780
1785
1790
1795
1800
1805
1810
1815
1820
1825
1830
1835
1840
1845
1850
1855
1860
1865
1870
1875
1880
1885
1890
1895
1900
1905
1910
1915
1920
1925
1930
1935
1940
1945
1950
1955
1960
1965
1970
1975
1980
1985
1990
1995
2000
2005
2010
2015
2020
2025
2030
2035
2040
2045
2050
2055
2060
2065
2070
2075
2080
2085
2090
2095
2100
2105
2110
2115
2120
2125
2130
2135
2140
2145
2150
2155
2160
2165
2170
2175
2180
2185
2190
2195
2200
2205
2210
2215
2220
2225
2230
2235
2240
2245
2250
2255
2260
2265
2270
2275
2280
2285
2290
2295
2300
2305
2310
2315
2320
2325
2330
2335
2340
2345
2350
2355
2360
2365
2370
2375
2380
2385
2390
2395
2400
2405
2410
2415
2420
2425
2430
2435
2440
2445
2450
2455
2460
2465
2470
2475
2480
2485
2490
2495
2500
2505
2510
2515
2520
2525
2530
2535
2540
2545
2550
2555
2560
2565
2570
2575
2580
2585
2590
2595
2600
2605
2610
2615
2620
2625
2630
2635
2640
2645
2650
2655
2660
2665
2670
2675
2680
2685
2690
2695
2700
2705
2710
2715
2720
2725
2730
2735
2740
2745
2750
2755
2760
2765
2770
2775
2780
2785
2790
2795
2800
2805
2810
2815
2820
2825
2830
2835
2840
2845
2850
2855
2860
2865
2870
2875
2880
2885
2890
2895
2900
2905
2910
2915
2920
2925
2930
2935
2940
2945
2950
2955
2960
2965
2970
2975
2980
2985
2990
2995
3000
3005
3010
3015
3020
3025
3030
3035
3040
3045
3050
3055
3060
3065
3070
3075
3080
3085
3090
3095
3100
3105
3110
3115
3120
3125
3130
3135
3140
3145
3150
3155
3160
3165
3170
3175
3180
3185
3190
3195
3200
3205
3210
3215
3220
3225
3230
3235
3240
3245
3250
3255
3260
3265
3270
3275
3280
3285
3290
3295
3300
3305
3310
3315
3320
3325
3330
3335
3340
3345
3350
3355
3360
3365
3370
3375
3380
3385
3390
3395
3400
3405
3410
3415
3420
3425
3430
3435
3440
3445
3450
3455
3460
3465
3470
3475
3480
3485
3490
3495
3500
3505
3510
3515
3520
3525
3530
3535
3540
3545
3550
3555
3560
3565
3570
3575
3580
3585
3590
3595
3600
3605
3610
3615
3620
3625
3630
3635
3640
3645
3650
3655
3660
3665
3670
3675
3680
3685
3690
3695
3700
3705
3710
3715
3720
3725
3730
3735
3740
3745
3750
3755
3760
3765
3770
3775
3780
3785
3790
3795
3800
3805
3810
3815
3820
3825
3830
3835
3840
3845
3850
3855
3860
3865
3870
3875
3880
3885
3890
3895
3900
3905
3910
3915
3920
3925
3930
3935
3940
3945
3950
3955
3960
3965
3970
3975
3980
3985
3990
3995
4000
4005
4010
4015
4020
4025
4030
4035
4040
4045
4050
4055
4060
4065
4070
4075
4080
4085
4090
4095
4100
4105
4110
4115
4120
4125
4130
4135
4140
4145
4150
4155
4160
4165
4170
4175
4180
4185
4190
4195
4200
4205
4210
4215
4220
4225
4230
4235
4240
4245
4250
4255
4260
4265
4270
4275
4280
4285
4290
4295
4300
4305
4310
4315
4320
4325
4330
4335
4340
4345
4350
4355
4360
4365
4370
4375
4380
4385
4390
4395
4400
4405
4410
4415
4420
4425
4430
4435
4440
4445
4450
4455
4460
4465
4470
4475
4480
4485
4490
4495
4500
4505
4510
4515
4520
4525
4530
4535
4540
4545
4550
4555
4560
4565
4570
4575
4580
4585
4590
4595
4600
4605
4610
4615
4620
4625
4630
4635
4640
4645
4650
4655
4660
4665
4670
4675
4680
4685
4690
4695
4700
4705
4710
4715
4720
4725
4730
4735
4740
4745
4750
4755
4760
4765
4770
4775
4780
4785
4790
4795
4800
4805
4810
4815
4820
4825
4830
4835
4840
4845
4850
4855
4860
4865
4870
4875
4880
4885
4890
4895
4900
4905
4910
4915
4920
4925
4930
4935
4940
4945
4950
4955
4960
4965
4970
4975
4980
4985
4990
4995
5000
5005
5010
5015
5020
5025
5030
5035
5040
5045
5050
5055
5060
5065
5070
5075
5080
5085
5090
5095
5100
5105
5110
5115
5120
5125
5130
5135
5140
5145
5150
5155
5160
5165
5170
5175
5180
5185
5190
5195
5200
5205
5210
5215
5220
5225
5230
5235
5240
5245
5250
5255
5260
5265
5270
5275
5280
5285
5290
5295
5300
5305
5310
5315
5320
5325
5330
5335
5340
5345
5350
5355
5360
5365
5370
5375
5380
5385
5390
5395
5400
5405
5410
5415
5420
5425
5430
5435
5440
5445
5450
5455
5460
5465
5470
5475
5480
5485
5490
5495
5500
5505
5510
5515
5520
5525
5530
5535
5540
5545
5550
5555
5560
5565
5570
5575
5580
5585
5590
5595
5600
5605
5610
5615
5620
5625
5630
5635
5640
5645
5650
5655
5660
5665
5670
5675
5680
5685
5690
5695
5700
5705
5710
5715
5720
5725
5730
5735
5740
5745
5750
5755
5760
5765
5770
5775
5780
5785
5790
5795
5800
5805
5810
5815
5820
5825
5830
5835
5840
5845
5850
5855
5860
5865
5870
5875
5880
5885
5890
5895
5900
5905
5910
5915
5920
5925
5930
5935
5940
5945
5950
5955
5960
5965
5970
5975
5980
5985
5990
5995
6000
6005
6010
6015
6020
6025
6030
6035
6040
6045
6050
6055
6060
6065
6070
6075
6080
6085
6090
6095
6100
6105
6110
6115
6120
6125
6130
6135
6140
6145
6150
6155
6160
6165
6170
6175
6180
6185
6190
6195
6200
6205
6210
6215
6220
6225
6230
6235
6240
6245
6250
6255
6260
6265
6270
6275
6280
6285
6290
6295
6300
6305
6310
6315
6320
6325
6330
6335
6340
6345
6350
6355
6360
6365
6370
6375
6380
6385
6390
6395
6400
6405
6410
6415
6420
6425
6430
6435
6440
6445
6450
6455
6460
6465
6470
6475
6480
6485
6490
6495
6500
6505
6510
6515
6520
6525
6530
6535
6540
6545
6550
6555
6560
6565
6570
6575
6580
6585
6590
6595
6600
6605
6610
6615
6620
6625
6630
6635
6640
6645
6650
6655
6660
6665
6670
6675
6680
6685
6690
6695
6700
6705
6710
6715
6720
6725
6730
6735
6740
6745
6750
6755
6760
6765
6770
6775
6780
6785
6790
6795
6800
6805
6810
6815
6820
6825
6830
6835
6840
6845
6850
6855
6860
6865
6870
6875
6880
6885
6890
6895
6900
6905
6910
6915
6920
6925
6930
6935
6940
6945
6950
6955
6960
6965
6970
6975
6980
6985
6990
6995
7000
7005
7010
7015
7020
7025
7030
7035
7040
7045
7050
7055
7060
7065
7070
7075
7080
7085
7090
7095
7100
7105
7110
7115
7120
7125
7130
7135
7140
7145
7150
7155
7160
7165
7170
7175
7180
7185
7190
7195
7200
7205
7210
7215
7220
7225
7230
7235
7240
7245
7250
7255
7260
7265
7270
7275
7280
7285
7290
7295
7300
7305
7310
7315
7320
7325
7330
7335
7340
7345
7350
7355
7360
7365
7370
7375
7380
7385
7390
7395
7400
7405
7410
7415
7420
7425
7430
7435
7440
7445
7450
7455
7460
7465
7470
7475
7480
7485
7490
7495
7500
7505
7510
7515
7520
7525
7530
7535
7540
7545
7550
7555
7560
7565
7570
7575
7580
7585
7590
7595
7600
7605
7610
7615
7620
7625
7630
7635
7640
7645
7650
7655
7660
7665
7670
7675
7680
7685
7690
7695
7700
7705
7710
7715
7720
7725
7730
7735
7740
7745
7750
7755
7760
7765
7770
7775
7780
7785
7790
7795
7800
7805
7810
7815
7820
7825
7830
7835
7840
7845
7850
7855
7860
7865
7870
7875
7880
7885
7890
7895
7900
7905
7910
7915
7920
7925
7930
7935
7940
7945
7950
7955
7960
7965
7970
7975
7980
7985
7990
7995
8000
8005
8010
8015
8020
8025
8030
8035
8040
8045
8050
8055
8060
8065
8070
8075
8080
8085
8090
8095
8100
8105
8110
8115
8120
8125
8130
8135
8140
8145
8150
8155
8160
8165
8170
8175
8180
8185
8190
8195
8200
8205
8210
8215
8220
8225
8230
8235
8240
8245
8250
8255
8260
8265
8270
8275
8280
8285
8290
8295
8300
8305
8310
8315
8320
8325
8330
8335
8340
8345
8350
8355
8360
8365
8370
8375
8380
8385
8390
8395
8400
8405
8410
8415
8420
8425
8430
8435
8440
8445
8450
8455
8460
8465
8470
8475
8480
8485
8490
8495
8500
8505
8510
8515
8520
8525
8530
8535
8540
8545
8550
8555
8560
8565
8570
8575
8580
8585
8590
8595
8600
8605
8610
8615
8620
8625
8630
8635
8640
8645
8650
8655
8660
8665
8670
8675
8680
8685
8690
8695
8700
8705
8710
8715
8720
8725
8730
8735
8740
8745
8750
8755
8760
8765
8770
8775
8780
8785
8790
8795
8800
8805
8810
8815
8820
8825
8830
8835
8840
8845
8850
8855
8860
8865
8870
8875
8880
8885
8890
8895
8900
8905
8910
8915
8920
8925
8930
8935
8940
8945
8950
8955
8960
8965
8970
8975
8980
8985
8990
8995
9000
9005
9010
9015
9020
9025
9030
9035
9040
9045
9050
9055
9060
9065
9070
9075
9080
9085
9090
9095
9100
9105
9110
9115
9120
9125
9130
9135
9140
9145
9150
9155
9160
9165
9170
9175
9180
9185
9190
9195
9200
9205
9210
9215
9220
9225
9230
9235
9240
9245
9250
9255
9260
9265
9270
9275
9280
9285
9290
9295
9300
9305
9310
9315
9320
9325
9330
9335
9340
9345
9350
9355
9360
9365
9370
9375
9380
9385
9390
9395
9400
9405
9410
9415
9420
9425
9430
9435
9440
9445
9450
9

Boonton

interval in each pipeline process.

Add
P

0 1 2 3 4 5 6 7 8 9